This paper addresses the behavior of low voltage MOSFETs uLnder breakdown avalanche operation. The phenomena leading to avalanche operation of the MOSFET transistors in automotive applications are first presented. Then, after a brief description of the model and of the experimental identification of its parameters, electrothermal simulations are performed. A special focus is given to the curmrnt balance between paralleled MOSFETs, because in this case breakdown voltage mismatches are a well-known reliability issue. These simulations demonstrate the influence of the specific avalanche path resistance on current sharing. Calculations perfonned using the proposed model give results far less pessimistic (lower temperature rise on the most stressed transistor) than classical temperaturedependant-only avalanche models. This avoids expensive specifications narrowing when designing for mass-market applications (where wide manufacturing dispersions occur).
. With such a low voltage rating, the voltage spikes occurring during each commutation lead to avalanche of the transistors.
Unfortunately, manufacturers cannot ensure tight tolerances on breakdown voltages, due to process dispersions: two 20 V rated MOSFETs of the same refeirence can exhibit 1VBR differences of several Volts. In a parallel assembly, this would result in having all the avalanche current flowing through only one transistor (the one with the lowest VBR). However, the Avalanche breakdown voltage is a well known temperatLre sensitive parameter that increases when the transistor heats. It is therefore usually considered that paralleled MOSFET will reach an equilibrium where the transistor having lowest breakdown voltage conducts first, goes hotter making its V1BR to be equal to that of the remaining MOSFETs [3] . Therefore, current balance between paralleled MOSFET transistors is supposed to be accomplished by thermal effects.
However, as thermal transients are relatively slow (some tens to hundreds of microseconds to heat the active area of a transistor, depending on avalanche power level), one still could expect that only one single transistor will carry all the current during this period. In the case of short periods of avalanche operation, this transistor can face high thermal cycling, resulting in poor reliability.
Avalanche in automotive environment
It has been stated above that avalanche operation is caused by the small margin between automotive operating voltage (typically 14 V) and the bireakdown voltage of the transistors (20 to 25 V). In order to keep converter costs low, filtering capacitors are reduced to the lowest value possible. Therefore, the inductive behavior of the wires connecting the converter to the vehicle battery is no longer masked by these capacitances. This results in a voltage spike across the transistors during turn-off.
Another cause of avalanche operation, more specific to the automotive environment, is the loaddump [4] , [5] , which is a spurious battery disconnection while it is being charged by the alternator. If this occurs, there is no more device to limit the vehicle network voltage and absorb the current generated by the altemator. Therefore, the alternator magnetic energy has to be dissipated by other means in order to avoid a voltage rise that could exceed 100 V.
That regulating role is fulfilled by the MOSFET inverter (or by the diode rectifier bridge in classical alternator applications [8] - [10] . They use planar channel technology (i.e non trench) with a strip layout that allows the increase of channel density by "simplifying the silicon fabrication steps" [9] .
Measurement setup
The measurement setup that is used to identify the avalanche model parameters has been described in details in [11] . The principle is to measure the transistor temperature just after the avalanche pulse by the means of a thermal sensitive parameter: the body diode forward voltage drop. Successive measurements are performed with increasing avalanche pulse dturation. It is then possible to build the temperature evolution by superposing all the measurements. The schematic of this system is given in figure l(a).
Principle and schedule of a measurement iteration
Driving waveforms are pictured in figure l(b). At the beginning of a measurement cycle (stage 1), the voltage across the capacitance is v0, and current in the inductor is zero. During the second stage, inductor L is charged by closing switch I, maling vt decrease down to zero. At this moment (stage 3), current in L is maximum and ] is opened ((X and (©) were closed before). Therefore current flows through (3) , which is the Device Under Test. Some microseconds later (short enough for selfheating to be negligible) DUT is opened, triggering avalanche process. As I has higher VBR rating, breakdown occurs in the DUT (phase 4). After an arbitrary delay, ® is closed once again to divert inductor current, then © is opened to isolate the DUT (phase 5). Temperature is obtained by biasing the intrinsic body diode of the MOSFET by a low-value measuring current and acquiring the voltage drop VF [12] .
Measurements exploitation
This process is repeated several times, with increased avalanche pulse duration (this corTesponds to an increase of stage 4 duration in figure l(b)). Measurements acquired during each iteration are then superimposed (figure 2). Drain current and drain to source voltage during avalanche are plotted respectively in figures 2(a) and 2(b). Their "sliced look' is due to the superposition of successive acquisitions with increasing avalanche duration. At the end of each acquisition, body diode forwaild voltage is recorded, and plotted in figure 2(c). Using the linear relationship between forward-biased voltage drop of a diode and its temperature that was obtained through previous calibration (the Vip = f (T) is shown in figure 3) . it is then possible to plot temperatLre evolution of the MOSFET during and after avalanche ( figure 2(d) ).
A simple electrothermal model
An interesting fact is that peak temperatLre is reached at t = 400 Its (see figuLre 2(d)), while peak drain to source voltage is around t = 150 /Ls ( figure 2(b) ). This denotes that VDS evolution is not 
mQ).
A comparison between the measured drain-to-source voltage and the corresponding waveform computed using equation (1) fed with measured drain current and transistor temperature shows a good agreement (see figure 4) figure 5 ), based on unidimensional finite differences discretization is calculated [13] using the following relationship:
T RTHB =JKA (3) C CTH = hApe
Where A is the tarnsistor die area (m2), /t the discretization width (m) and K, p and c are respectively the silicon thermal conductivity (Wm-m.K-'), density (g.m-3) and specific heat (J.g-'.K-'i To achieve better accuracy over several hundreds of microseconds, the copper heat spreader (located under the silicon die) must also be taken into account, also using equation set (3) . Finite-differences-based thermal modeling is not the most efficient [14] , but providing enough subdivisions are considered, it is accurate for short power ptulses (some microseconds).
Finally, some empirical modifications are mandatory to take into account the source metalization and bond-wires: at the beginning of heating, the heat flux is not unidirectional, as surface metallization (several microns thick) and bond-wires (up to 500 p.m in diameter) represent an extra thermal capacitance, equivalent to about 40 jtm of silicon above the active area. It has been experimentally verified both on encapsulated and bare-die transistor that epoxy encapsulation has negligible influence on thermal transients during avalanche.
The whole electrothermal model is therefore obtained by adding the electrical model of eq.
(1) and the thermal network (figure 5). as depicted in figure 6. As this model is implemented into Pspice. which does only allow for electrical modeling, the thermal model is represented using electrical components such as resistance, capacitances, amd current (representing power) and voltage (equivaldent to temperature) soLrces. Figure 7 shows a comparison between chip temperatu and drain to souire voltage obtained by the previous measurements and by simulation using the electrothermal model depicted in figure 5 . 100 subdivisions have been considered in the silicon die thickness, and 30 for the copper heat spreader.
It can be seen that the thermal model is valid up to 300 pts after the beginning of the avalanche pu;lse, but over that time, it is no longer accurate, as heat flow in the copper heat spreader is no more unidimensional.
Application to simulation of MOSFET paralleling
No previous work addressing MOSFET paralleling during avalanche talkng into both account temperattre and drain current influence was found in liteatutre. In [15] , authors only take fRR into account, while authors of [3] only consider thermal effects. In this section, simulation will be perforned to estimate the influence of VBi, dispersions on current sharing during avalanche.
As explained in section 1. figure 9 . Figure 9(a) shows the drain cLrrents in both cases and figure 9(b) the corresponding temperatLre waveforms.
In the first case, RsR is low, so it has almost negligible influence on current sharing. At the beginning of the avalanche pulse, the transistor with the lowest VBR (25.5 V) has to sustain all the current flowing through L. Its temperature rises quickly, making its breakdown voltage increase up to the second lowest VB n, value (26 V). Then In the second case, R1BR is much higher (12 mS2). As VBp mismatches are set to 0.5 V between two transistors, the maximum resulting current unbalance is I = 0.5 = 41 A. It can be seen on figure 9(a) that this results in better current sharing between all transistors. as they all conduct as soon as the switch S is tLrned-off. Maximum temperature rise is then 35°C above ambient ( figure 9(b) 
